

Applicant: Michael Baxter
Page 2 of 29 S/N 09/255,499
' at No.: 20412-02553




FIG. 2

Applicant: Michael Baxter
Page 3 of 29 S/N 09/255,499

cket No.: 20412-02553





FIG. 3A

Page 4 of 29 S/N 09/255,499

E t No.: 20412-02553



Applicant: Michael Baxter

Page 5 of 29 S/N 09/255,499

Docket No.: 20412-02553




FIG. 3C

Applicant: Michael Baxter

Page 6 of 29 S/N 09/255,499

Docket No.: 20412-02553





FIG. 3D


Meta-Address Architecture for Parallel, Dynamically Applicant: Michael Baxter

7 of 29 S/N 09/255,499

Lowet No.: 20412-02553




S/N 09/255,499 .at No.: 20412-02553



Applicant: Michael Baxter
Page 9 of 29


Docket No.: 20412-02553 S/N 09/255,499




Interrupt Signal Received Interruptable State as Specified by Transition Control Signals Next State as Specified by Transition Control Signals

FIG. 6


Meta-Address Architecture for Parallel, Dynamically Applicant: Michael Baxter
10 of 29 S/N 09/255,499
Let No.: 20412-02553




Meta-Address Architecture for Parallel, Dynamically Applicant: Michael Baxter 1ge 11 of 29 S/N 09/255,499 bocket No.: 20412-02553




Meta-Address Architecture for Parallel, Dynamically Applicant: Michael Baxter
12 of 29 S/N 09/255,499
sket No.: 20412-02553




Meta-Address Architecture for Parallel, Dynamically Applicant: Michael Baxter Page 13 of 29 S/N 09/255,499 Pocket No.: 20412-02553



Meta-Address Architecture for Parallel, Dynamically Applicant: Michael Baxter.
ve 14 of 29 S/N 09/255,499
...cket No.: 20412-02553




Meta-Address Architecture for Parallel, Dynamically Applicant: Michael Baxter Page 15 of 29 S/N 09/255,499 Docket No.: 20412-02553



Meta-Address Architecture for Parallel, Dynamically Applicant: Michael Baxter

7 et 16 of 29 S/N 09/255,499

sket No.: 20412-02553




Meta-Address Architecture for Parallel, Dynamically Applicant: Michael Baxter

Page 17 of 29

S/N 09/255,499

Docket No.: 20412-02553



Allocation of Reconfigurable Hardware Resources

Instruction Fetch Unit


Data Operate Unit

Address Operate Unit


10 - 25%

FIG. 12B


Applicant: Michael Baxter
Page 18 of 29
Docket No.: 20412-02553



Meta-Address Architecture for Parallel, Dynamically Applicant: Michael Baxter Page 19 of 29 S/N 09/255,499 Docket No.: 20412-02553




Meta-Address Architecture for Parallel, Dynamically Applicant: Michael Baxter Page 20 of 29 S/N 09/255,499 Docket No.: 20412-02553



Applicant: Michael Baxter Page 21 of 29

S/N 09/255,499

Docket No.: 20412-02553



Applicant: Michael Baxter

age 22 of 29

S/N 09/255,499 Docket No.: 20412-02553




FIG. 17A

Meta-Address Architecture for Parallel, Dynamically Applicant: Michael Baxter

age 23 of 29 S/N 09/255,499

Jocket No.: 20412-02553





FIG. 17B

Meta-Address Architecture for Parallel, Dynamically Applicant: Michael Baxter
Pa 1 of 29 S/N 09/255,499
Do\_\_./No.: 20412-02553

1800



Applicant: Michael Baxter

7age 25 of 29

S/N 09/255,499

- Docket No.: 20412-02553




FIGURE 19

Meta-Address Architecture for Parallel, Dynamically Applicant: Michael Baxter ge 26 of 29 scket No.: 20412-02553

S/N 09/255,499 ·





FIGURE 20

Applicant: Michael Baxter

Rage 27 of 29 S/N 09/255,499


Jocket No.: 20412-02553



Applicant: Michael Baxter

Page 28 of 29 S/N 09/255,499

/Docket No.: 20412-02553



Meta-Address Architecture for Parallel, Dynamically Applicant: Michael Baxter

ge 29 of 29 S/N 09/255,499




FIGURE 23